收藏本站
Evaluation Board User Guide
For the full flexibility of the AD1937/AD1939, the part can be
put in SPI/I 2 C control mode and programmed with the
Automated Register Window Builder application (see Figure 4
and Figure 5 for the appropriate jumper settings). Changing the
registers and setting the DIP switches allow many possible
configurations. In the various master and slave modes, the
AD1937/AD1939 take MCLK from a selected source and can be
set to generate or receive either BCLK or LRCLK to or from
either the ADC or the DAC port, depending on the settings and
requirements.
As an example, to set the ADC port as master, switch the ADC
Control 2 register bits for BCLK and LRCLK to master, and
change SW2, Position 2 and Position 5, to on. In this mode, the
board is configured so that the ADC BCLK and LRCLK pins are
the clock source for both the ADC destination and the DAC
data source. For the DAC port to be the master, the DAC
Control 1 register bits for BCLK and LRCLK must be changed
to master, and SW2, Position 2 and Position 3, and SW2, Position 5
and Position 6, must all be on. On this evaluation board, these
settings allow the master port on the AD1937/AD1939 to drive
both the S/PDIF and the HDR connections. Many combinations
of master and slave are possible (see Figure 17 and Figure 18 for
the correct settings).
S/PDIF Audio
The settings in Figure 17 and Figure 18 show the details of clock
routing and control for both the ADC and DAC ports. The
board is shipped with the S/PDIF port selected as the default;
the hex switches are set to 0, and all DIP switches are set to off.
The AD1937/AD1939 are shipped in standalone slave mode
(see Figure 2); the BCLK and LRCLK signals run from the S/PDIF
receiver to both ADC and DAC ports of the AD1937/AD1939.
UG-040
In this default configuration, the DAC audio path routes the
S/PDIF audio signal to all four stereo AD1937/AD1939 DSDATA
inputs simultaneously. The rotary switch, S4, allows the user to
select individual stereo pairs for transmission of the analog
signal. Position 0 is the default; Position 1 to Position 4 allow the
S/PDIF input signal to be assigned to Pair 1 to Pair 4, respectively.
Also in this default configuration, IN1 analog is routed through
the AD1937/AD1939 ADC ASDATA1 path to the S/PDIF
output. IN2 is selected by changing the S3 DIP switch, Position 8,
from 0 to 1.
HDR Connectors—Serial Audio
Routing of serial audio to and from the HDR1 connector is con-
trolled by DIP SW3, Position 6 and Position 7, and Rotary S4.
For the DAC audio signal path, S4, Position 8, assigns the data
signal coming into HDR1 DSDATA1 to all four DSDATA ports
on the AD1937/AD1939. S4, Position 9, assigns the HDR1
labeled ports to the associated port on the AD1937/AD1939.
Other Options
It is possible to mute all data going to the DSDATA ports of the
AD1937/AD1939 by selecting S4, Position 7. This shows the
SNR of the DACs.
To use other f S rates, the USBi must be connected and the
AD1937/AD1939 registers must be programmed accordingly.
For example, adjusting the f S rate to 96 kHz requires that the ADC
and DAC Control 0 registers have sample rates set to 96 kHz
(see Figure 17 and Figure 18 for the complete list of options).
The CPLD code is presented in the CPLD Code section and is
included with the evaluation board; alterations and additions to
the functionality of the CPLD are possible by altering the code
and reprogramming the CPLD.
Rev. 0 | Page 7 of 32
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
EVAL-AD5172SDZ BOARD EVAL FOR AD5172
EVAL-AD5252SDZ BOARD EVAL FOR AD5252
EVAL-AD5254SDZ BOARD EVAL FOR AD5254
EVAL-AD5932EBZ BOARD EVAL FOR AD5932
EVAL-AD74111EBZ BOARD EVAL FOR AD74111
EVAL-AD7741/42EBZ BOARD EVAL FOR AD7741/7742
EVAL-AD8003-3CPEZ BOARD EVALUATION AD8003-3CPEZ
EVAL-AD9830EBZ BOARD EVALUATION AD9830
相关代理商/技术参数
EVAL-AD1939EB 制造商:Analog Devices 功能描述:EVAL - Bulk
EVAL-AD1940AZ 功能描述:BOARD EVAL AD1940 SIGMADSP RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:SigmaDSP® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板
EVAL-AD1940EB 制造商:Analog Devices 功能描述:DEV TOOLS, SIGMADSPTM MULTICH 28BIT AUD PROCESSOR - Bulk
EVAL-AD1940MINIB 制造商:Analog Devices 功能描述:SIGMADSP EVAL BD - Bulk 制造商:Rochester Electronics LLC 功能描述:
EVAL-AD1940MINIBZ 功能描述:BOARD EVAL AD1940 MINI SIGMADSP RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:SigmaDSP® 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源
EVAL-AD1941EB 制造商:Analog Devices 功能描述:EVAL BD SIGMADSPMULTICHANAUDIO PROCESSOR - Bulk
EVAL-AD1953EB 制造商:Analog Devices 功能描述:EVAL BRD FOR 3 CH 24 BIT SIG-PROCESS DAC - Bulk 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS))
EVAL-AD1953EBZ 制造商:Analog Devices 功能描述:EVAL BRD FOR 3 CH 24 BIT SIG-PROCESS DAC - Bulk